Skip to content

Fix SPI mode and bit order settings #13

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Jul 3, 2023

Mask-off just the BRDV bits

1c26024
Select commit
Loading
Failed to load commit list.
Merged

Fix SPI mode and bit order settings #13

Mask-off just the BRDV bits
1c26024
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs