Skip to content

Commit 1b73086

Browse files
committed
Fix docs for clock_gpio_init etc for RP2350
You can also use gpios 13 and 15 on RP2350
1 parent 72c5458 commit 1b73086

File tree

1 file changed

+3
-3
lines changed
  • src/rp2_common/hardware_clocks/include/hardware

1 file changed

+3
-3
lines changed

src/rp2_common/hardware_clocks/include/hardware/clocks.h

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -399,7 +399,7 @@ void clocks_enable_resus(resus_callback_t resus_callback);
399399
/*! \brief Output an optionally divided clock to the specified gpio pin.
400400
* \ingroup hardware_clocks
401401
*
402-
* \param gpio The GPIO pin to output the clock to. Valid GPIOs are: 21, 23, 24, 25. These GPIOs are connected to the GPOUT0-3 clock generators.
402+
* \param gpio The GPIO pin to output the clock to. Valid GPIOs are: 21 (or 13 on RP2350), 23 (or 15 on RP2350), 24, 25. These GPIOs are connected to the GPOUT0-3 clock generators.
403403
* \param src The source clock. See the register field CLOCKS_CLK_GPOUT0_CTRL_AUXSRC for a full list. The list is the same for each GPOUT clock generator.
404404
* \param div_int The integer part of the value to divide the source clock by. This is useful to not overwhelm the GPIO pin with a fast clock. This is in range of 1..2^24-1 on RP2040
405405
* and 1..2^16-1 on RP2350
@@ -410,7 +410,7 @@ void clock_gpio_init_int_frac16(uint gpio, uint src, uint32_t div_int, uint16_t
410410
/*! \brief Output an optionally divided clock to the specified gpio pin.
411411
* \ingroup hardware_clocks
412412
*
413-
* \param gpio The GPIO pin to output the clock to. Valid GPIOs are: 21, 23, 24, 25. These GPIOs are connected to the GPOUT0-3 clock generators.
413+
* \param gpio The GPIO pin to output the clock to. Valid GPIOs are: 21 (or 13 on RP2350), 23 (or 15 on RP2350), 24, 25. These GPIOs are connected to the GPOUT0-3 clock generators.
414414
* \param src The source clock. See the register field CLOCKS_CLK_GPOUT0_CTRL_AUXSRC for a full list. The list is the same for each GPOUT clock generator.
415415
* \param div_int The integer part of the value to divide the source clock by. This is useful to not overwhelm the GPIO pin with a fast clock. This is in range of 1..2^24-1 on RP2040
416416
* and 1..2^16-1 on RP2350
@@ -428,7 +428,7 @@ static inline void clock_gpio_init_int_frac(uint gpio, uint src, uint32_t div_in
428428
/*! \brief Output an optionally divided clock to the specified gpio pin.
429429
* \ingroup hardware_clocks
430430
*
431-
* \param gpio The GPIO pin to output the clock to. Valid GPIOs are: 21, 23, 24, 25. These GPIOs are connected to the GPOUT0-3 clock generators.
431+
* \param gpio The GPIO pin to output the clock to. Valid GPIOs are: 21 (or 13 on RP2350), 23 (or 15 on RP2350), 24, 25. These GPIOs are connected to the GPOUT0-3 clock generators.
432432
* \param src The source clock. See the register field CLOCKS_CLK_GPOUT0_CTRL_AUXSRC for a full list. The list is the same for each GPOUT clock generator.
433433
* \param div The float amount to divide the source clock by. This is useful to not overwhelm the GPIO pin with a fast clock.
434434
*/

0 commit comments

Comments
 (0)