You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
/*! \brief Output an optionally divided clock to the specified gpio pin.
400
400
* \ingroup hardware_clocks
401
401
*
402
-
* \param gpio The GPIO pin to output the clock to. Valid GPIOs are: 21, 23, 24, 25. These GPIOs are connected to the GPOUT0-3 clock generators.
402
+
* \param gpio The GPIO pin to output the clock to. Valid GPIOs are: 21 (or 13 on RP2350), 23 (or 15 on RP2350), 24, 25. These GPIOs are connected to the GPOUT0-3 clock generators.
403
403
* \param src The source clock. See the register field CLOCKS_CLK_GPOUT0_CTRL_AUXSRC for a full list. The list is the same for each GPOUT clock generator.
404
404
* \param div_int The integer part of the value to divide the source clock by. This is useful to not overwhelm the GPIO pin with a fast clock. This is in range of 1..2^24-1 on RP2040
/*! \brief Output an optionally divided clock to the specified gpio pin.
411
411
* \ingroup hardware_clocks
412
412
*
413
-
* \param gpio The GPIO pin to output the clock to. Valid GPIOs are: 21, 23, 24, 25. These GPIOs are connected to the GPOUT0-3 clock generators.
413
+
* \param gpio The GPIO pin to output the clock to. Valid GPIOs are: 21 (or 13 on RP2350), 23 (or 15 on RP2350), 24, 25. These GPIOs are connected to the GPOUT0-3 clock generators.
414
414
* \param src The source clock. See the register field CLOCKS_CLK_GPOUT0_CTRL_AUXSRC for a full list. The list is the same for each GPOUT clock generator.
415
415
* \param div_int The integer part of the value to divide the source clock by. This is useful to not overwhelm the GPIO pin with a fast clock. This is in range of 1..2^24-1 on RP2040
/*! \brief Output an optionally divided clock to the specified gpio pin.
429
429
* \ingroup hardware_clocks
430
430
*
431
-
* \param gpio The GPIO pin to output the clock to. Valid GPIOs are: 21, 23, 24, 25. These GPIOs are connected to the GPOUT0-3 clock generators.
431
+
* \param gpio The GPIO pin to output the clock to. Valid GPIOs are: 21 (or 13 on RP2350), 23 (or 15 on RP2350), 24, 25. These GPIOs are connected to the GPOUT0-3 clock generators.
432
432
* \param src The source clock. See the register field CLOCKS_CLK_GPOUT0_CTRL_AUXSRC for a full list. The list is the same for each GPOUT clock generator.
433
433
* \param div The float amount to divide the source clock by. This is useful to not overwhelm the GPIO pin with a fast clock.
0 commit comments