Skip to content

Commit db2c35a

Browse files
MrVanShawn Guo
authored and
Shawn Guo
committed
arm64: dts: imx8ulp: add cpuidle node
Add cpuidle node and enable cpuidle for dual cores. The HW mode in Arm Trusted Firmware is SoC Application Power Domain Sleep mode. Signed-off-by: Jacky Bai <[email protected]> Signed-off-by: Peng Fan <[email protected]> Signed-off-by: Shawn Guo <[email protected]>
1 parent a9624b4 commit db2c35a

File tree

1 file changed

+15
-0
lines changed

1 file changed

+15
-0
lines changed

arch/arm64/boot/dts/freescale/imx8ulp.dtsi

Lines changed: 15 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -40,6 +40,7 @@
4040
reg = <0x0 0x0>;
4141
enable-method = "psci";
4242
next-level-cache = <&A35_L2>;
43+
cpu-idle-states = <&cpu_sleep>;
4344
};
4445

4546
A35_1: cpu@1 {
@@ -48,13 +49,27 @@
4849
reg = <0x0 0x1>;
4950
enable-method = "psci";
5051
next-level-cache = <&A35_L2>;
52+
cpu-idle-states = <&cpu_sleep>;
5153
};
5254

5355
A35_L2: l2-cache0 {
5456
compatible = "cache";
5557
cache-level = <2>;
5658
cache-unified;
5759
};
60+
61+
idle-states {
62+
entry-method = "psci";
63+
64+
cpu_sleep: cpu-sleep {
65+
compatible = "arm,idle-state";
66+
arm,psci-suspend-param = <0x0>;
67+
local-timer-stop;
68+
entry-latency-us = <1000>;
69+
exit-latency-us = <700>;
70+
min-residency-us = <2700>;
71+
};
72+
};
5873
};
5974

6075
gic: interrupt-controller@2d400000 {

0 commit comments

Comments
 (0)