Skip to content

Commit 9cef81d

Browse files
committed
Adjust comment
1 parent a8e7be5 commit 9cef81d

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

llvm/lib/CodeGen/RegisterCoalescer.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1340,9 +1340,9 @@ bool RegisterCoalescer::reMaterializeTrivialDef(const CoalescerPair &CP,
13401340
if (DstOperand.getSubReg() && !DstOperand.isUndef())
13411341
return false;
13421342

1343-
// Only support subregister destinations when the def is read-undef, in the
1344-
// physical register case. We're widening the def and need to avoid clobbering
1345-
// other live values in the unused register pieces.
1343+
// In the physical register case, checking that the def is read-undef is not
1344+
// enough. We're widening the def and need to avoid clobbering other live
1345+
// values in the unused register pieces.
13461346
//
13471347
// TODO: Targets may support rewriting the rematerialized instruction to only
13481348
// touch relevant lanes, in which case we don't need any liveness check.

0 commit comments

Comments
 (0)